Densification is a key to greater throughput in cellular networks. The full potential of coordinated multipoint (CoMP) can be realized by massive multiple-input multiple-output (MIMO) systems, where each base station (BS) has very many antennas. However, the improved throughput comes at the price of more infrastructure; hardware cost and circuit power consumption scale linearly/affinely with the number of antennas. In this paper, we show that one can make the circuit power increase with only the square root of the number of antennas by circuit-aware system design. To this end, we derive achievable user rates for a system model with hardware imperfections and show how the level of imperfections can be gradually increased while maintaining high throughput. The connection between this scaling law and the circuit power consumption is established for different circuits at the BS.
INTRODUCTION
We consider a cellular network where each BS communicates with K unique single-antenna user equipments (UEs). Interference coordination is a major limiting factor in these systems but can be handled in the spatial domain by CoMP methods, where several antennas, N , are deployed at each BS [1] . The massive MIMO paradigm, where N K, has gained particular traction in recent years [2] , because it allows for distributed interference coordination and brings robustness to having imperfect channel state information (CSI).
Two important practical issues with the deployment of large antenna arrays are the increased hardware cost and circuit power consumption [3] -these scale linearly/affinely with N unless we redesign the network with these two issues in mind. Low-cost energy-efficient transceiver equipment suffer from hardware imperfections, which must be modeled properly if accurate conclusions are to be drawn [4] [5] [6] . In this paper, we consider an uplink system distorted by multiplicative phase-drifts, additive distortion noise, and noise amplifications. We derive achievable user rates and prove that the level of imperfections can be gradually increased with N . The practical implications of this scaling law are established for three circuits at the BSs: analog-to-digital converter (ADC), low noise amplifier (LNA), and local oscillator (LO). These are the main components of the typical receiver illustrated in Fig. 1 .
SYSTEM MODEL
We consider the uplink of a network with L ≥ 1 cells. The flat-fading channel from UE k in cell l to BS j is denoted as
T ∈ C N and is modeled as block fading; thus, it is static for a coherence block of T channel uses and has independent realizations between blocks. Each channel is zero-mean circularly symmetric complex Gaussian distributed as h jlk ∼ CN (0, λ jlk I N ), where the average channel attenuation λ jlk > 0 depends on the large-scale fading.
The signal x lk (t) sent by UE k in cell l at channel use t satisfies a power constraint of
T ∈ C K is the transmit signal in cell l. Contrary to most prior works on massive MIMO (e.g., [2] and references therein), the receiver branches at the BSs are assumed to be imperfect. Interestingly, it is shown in [4] [5] [6] that imperfect hardware mainly causes multiplicative phase-drifts, additive distortion noise, and noise amplifications. Based on these prior works, the received signal y j (t) ∈ C N at BS j at channel use t ∈ {1, . . . , T } in the coherence block is modeled as
where
UEs in cell l, while the hardware imperfections are given by: (t) , . . . , e ıφ jN (t) ) where the drift at the nth antenna of BS j at time t follows a Wiener process: φ jn (t) ∼ N (φ jn (t−1), δ). The parameter δ ≥ 0 is the variance of the innovations.
2. Additive distortion noise υ j (t) ∼ CN (0, Υ j (t)) which is independent across time and antennas, such that
for a given channel realization. The variance at an antenna is proportional to the received signal power at this antenna and κ ≥ 0 is the proportionality parameter [4] .
3. The receiver noise η j (t) ∼ CN (0, σ 2 ξI N ) where σ 2 is the fundamental thermal noise power and the parameter ξ ≥ 1 is the noise amplification factor. This tractable model of hardware imperfections at the BS is characterized by three parameters: δ, κ, and ξ. We exemplify in Section 4 how these are related to the main hardware components of the BSs which are shown in Fig. 1 . In the analysis of this paper, we distinguish between two important cases: a common LO (CLO) on all antennas of a BS and separate LOs (SLOs) with identical properties. In the former case, the phase drifts φ jn (t) are identical for all n = 1, . . . , N, while these drifts are independent when having SLOs.
ACHIEVABLE USER RATES AND SCALING LAWS
Next, we provide our main analytic throughput results for the system model in (1) . These results are exploited in Section 4 where we describe the individual impact of different hardware components on massive MIMO configurations.
Although the channel is fixed within the coherence block, the effective channels h jlk (t) D φ j (t) h jlk ∈ C N change due to the phase-drifts. Hence, we need to estimate the channel for each t used for transmission. Suppose pilot sequences that occupy B channel uses are transmitted in the beginning of each coherence block;
is the pilot sequence of UE k in cell j. The following is the linear minimum mean squared error (LMMSE) estimator.
T ∈ C NB denote the received signal at BS j during the pilot transmission. For both a CLO and SLOs, the LMMSE estimate of h jlk (t) at any channel use t ≥ B for any l and k iŝ
⊗ is the Kronecker product, and element
Proof. This LMMSE estimator was derived for SLOs in [6] and the same derivations hold for a CLO.
The channel estimates in Lemma 1 are utilized to select receiver filters v
Using an approach from [7] and [6, Lemma 1], the achievable rate for UE k in cell j is
where SINR jk (t) is given in (7) at the top of this page. The expectations in (7) can be computed in closed form if the BS applies maximum ratio combining (MRC): v jk (t) =ĥ jjk (t).
Lemma 2. If the MRC receive filter is used, then
The expectations for SLOs were previously derived in [6, Theorem 2] and, interestingly, it is only the second order moments that are different with a CLO. Hence, the case with the smallest variance with SLOs. These terms are equal when there are no phase drifts (i.e., δ = 0), while the difference grows larger with δ. In particular, the termX m is unaffected by the time index t, while the corresponding term for SLOs decays as e −δt (from D δ(t) ). Hence, we expect SLOs to provide larger user rates than a CLO, because interference reduces faster with t when the independent phase drifts mitigate pilot contamination.
By letting N → ∞ in Lemma 2, one can obtain closedform expressions for the asymptotic SINRs. It can be seen that the detrimental impact of hardware imperfections vanishes almost completely as N grows large [6, Corollary 1] . This result holds for any fixed values of the parameters δ, κ, and ξ. It is also possible to increase these parameters with N . This gives a gradual degradation of the circuits' quality at the BS and the scaling should fulfill the following scaling law. 
then SINR jk (t) with MRC has a non-zero limit as N →∞.
Proof. This lemma was proved for SLOs in [6] and it is easy to show that the same scaling law holds with a CLO.
Lemma 3 proves that the circuit design can be relaxed as N increases. By accepting larger distortions we can achieve better energy efficiency in the circuits or lower hardware costs; see Section 4 for details. The scaling law shows that the variances of the additive distortion noise and noise amplification can be increased simultaneously as N to some exponent. The phase-drift variance can scale only logarithmically with N , since it affects the signal itself. Importantly, (8) manifests a trade-off between increasing hardware imperfections that cause additive and multiplicative distortions.
SCALING LAW AWARE CIRCUIT DESIGN
We now exemplify what the scaling law in Lemma 3 means for the hardware components at the BS, depicted in Fig. 1. 
Analog-to-Digital Converter (ADC)
The ADC quantizes the received signal to b bit resolution. The quantization error can be included in the additive distortion noise υ j (t) and contributes to κ 2 with 2 −2b [5] . 
Low Noise Amplifier (LNA)
The LNA is an analog circuit that amplifies the received signal. It is shown in [8] that the behavior of an LNA is characterized by the figure-of-merit (FoM) expression
where ξ is the noise amplification factor defined in Section 2, G is the amplifier gain, and P LNA is the power consumption of the LNA. For optimized LNAs, FoM LNA is a constant determined by the circuit architecture [8] ; thus, FoM LNA basically scales with the hardware cost. The scaling law in Lemma 3 allows us to increase ξ proportional to N τ2 for τ 2 ≤ 1 2 . The noise figure, defined as 10 log 10 (ξ), can thus be increased by τ 2 10 log 10 (N ) dB. For example, we can increase it by 10 dB if we deploy 100 antennas instead of one.
For a given architecture, the invariance of the FoM LNA in (9) implies that we can decrease the power consumption (roughly) proportional to 1/N τ2 . Hence, we can make the total power consumption of the N LNAs, NP LNA , increase as N 1−τ2 instead of N by increasing the noise amplification.
Local Oscillator (LO)
Phase noise in the LOs is the main source of multiplicative phase drifts. If the LOs are free-running, the drifts are modeled by the Wiener process, defined in Section 2, with vari-
where f c is the carrier frequency, T s is the symbol time, and ζ is a constant that characterizes the quality of the LO [9] . Moreover, the power dissipation P LO in an LO is directly coupled to ζ, such that P LO ζ ≈ FoM LO where the FoM value FoM LO depends on the circuit architecture [9, 10] and naturally on the hardware cost. For a given architecture, we can increase δ and, thereby, decrease the power P LO . The scaling law in Lemma 3 allows us to increase δ proportionally to (1 + log e (N τ3 )). Hence, the power dissipation in the LOs can be reduced roughly as 2 ). Thus, the power dissipation decreases logarithmically if a CLO is used. Since linear increase is much faster than logarithmic decay, the total power NP LO for SLOs increases almost linearly with N .
The LO variance formula in (10) gives other possibilities than decreasing the circuit power. In particular, one can increase the carrier frequency f c with N by exploiting the scaling law in Lemma 3. This is interesting because massive MIMO has been identified as a key enabler for operating in millimeter wave bands, in which phase noise is more severe since the variance in (10) increases as f 2 c . Fortunately, massive MIMO has an inherent resilience towards phase noise.
NUMERICAL EXAMPLE
The analytic results are corroborated by simulating a scenario with 16 cells and wrap-around to avoid edge effects; see Fig. 2 . Each square cell is 250 × 250 meters and divided into 8 virtual sectors; each sector contains one uniformly distributed UE (with minimum distance 35 meters). Each sector has an orthogonal pilot sequence from a DFT matrix [6] , but the same pilot is reused in the same sector of other cells.
The channel attenuations are λ jlk = 10
where d jlk is the distance in meters between BS j and UE k in cell l and s jlk ∼ N (0, 0.25) is a realization of the shadowfading. The transmit powers are p jk = −47 dBm/Hz, the thermal noise power is σ 2 = −174 dBm/Hz, B = 8 is the pilot sequence length, and the coherence block is T = 500.
The achievable sum rate is shown in Fig. 3 for a system with either ideal hardware or hardware imperfections given by b = 8 bit ADCs, 2 dB noise figure in the LNAs, and LOs with a phase noise variance of 1.6 · 10 We see that the throughput is reduced by hardware imperfections. The loss is larger when the imperfections are increased with N , but the difference essentially vanishes asymptotically if the scaling law in Lemma 3 is satisfied. The throughput loss is large when the scaling law is not followed. We also observe that SLOs provide higher throughput than a CLO. This is because parts of the interference average out.
CONCLUSION
Massive MIMO systems are prone to hardware imperfections in ADCs, LNAs, and LOs. We have shown that these systems have an inherent resilience to such imperfections. The distortions can be increased with N , which allows the circuit power of ADCs and LNAs to increase as √ N instead of N . The analysis shows that having a CLO is better in terms of energy efficiency and cost, while SLOs provide higher throughput. Fig. 3 . Sum rate in the 1 km 2 area in Fig. 2 as a function of the numbers of antennas. We consider different hardware imperfections and scaling strategies.
